HDLbits

Circuits/Sequential Logic

Design a Moore FSM

medium
fsmmooresequential

Assert y once two consecutive high input samples have been observed. Keep it high while x remains high, and return to idle when x goes low. Reset returns to idle.

Design a Moore FSM diagram 1