Circuits/Sequential Logic
The latch is transparent while gate is high. When gate is low, retain the last value of d.
gate
d
